

UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
NEC00P063-To

Total Pages in this Submission

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

OVERLAY MARK, METHOD OF MEASURING OVERLAY ACCURACY, METHOD OF MAKING ALIGNMENT AND SEMICONDUCTOR DEVICE THEREWITH

and invented by:

Kazuki Yokota

jc875 U.S. PTO
09/627456
07/27/00

If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: _____

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: _____

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: _____

Enclosed are:

Application Elements

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 35 pages and including the following:
 - a. ☒ Descriptive Title of the Invention
 - b. ☐ Cross References to Related Applications (if applicable)
 - c. ☐ Statement Regarding Federally-sponsored Research/Development (if applicable)
 - d. ☐ Reference to Microfiche Appendix (if applicable)
 - e. ☒ Background of the Invention
 - f. ☒ Brief Summary of the Invention
 - g. ☒ Brief Description of the Drawings (if drawings filed)
 - h. ☒ Detailed Description
 - i. ☒ Claim(s) as Classified Below
 - j. ☒ Abstract of the Disclosure

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
NEC00P063-To

Total Pages in this Submission

Application Elements (Continued)

3. ☒ Drawing(s) *(when necessary as prescribed by 35 USC 113)*
- a. ☒ Formal Number of Sheets 15 (Figs. 1a-17b)
- b. ☐ Informal Number of Sheets _____
4. ☒ Oath or Declaration
- a. ☒ Newly executed *(original or copy)* ☐ Unexecuted
- b. ☐ Copy from a prior application (37 CFR 1.63(d)) *(for continuation/divisional application only)*
- c. ☒ With Power of Attorney ☐ Without Power of Attorney
- d. ☐ DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application,
see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference *(usable if Box 4b is checked)*
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied
under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby
incorporated by reference therein.
6. ☐ Computer Program in Microfiche *(Appendix)*
7. ☐ Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all must be included)*
- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy *(identical to computer copy)*
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

Accompanying Application Parts

8. ☒ Assignment Papers *(cover sheet & document(s))*
9. ☐ 37 CFR 3.73(B) Statement *(when there is an assignee)*
10. ☐ English Translation Document *(if applicable)*
11. ☒ Information Disclosure Statement/PTO-1449 ☒ Copies of IDS Citations
12. ☒ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☐ Certificate of Mailing
- ☐ First Class ☐ Express Mail *(Specify Label No.):* _____

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
NEC00P063-To

Total Pages in this Submission

Accompanying Application Parts (Continued)

15. ☒ Certified Copy of Priority Document(s) *(if foreign priority is claimed)*


16. ☐ Additional Enclosures *(please identify below):*

Fee Calculation and Transmittal

CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	21	- 20 =	1	x \$18.00	\$18.00
Indep. Claims	3	- 3 =	0	x \$78.00	\$0.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$690.00
OTHER FEE (specify purpose) <u>Assignment Recordation</u>					\$40.00
TOTAL FILING FEE					\$748.00

- ☒ A check in the amount of **\$748.00** to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. **50-0481** as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of _____ as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).


Signature

Sean M. McGinn, Esq.
Reg. No. 34,386

Dated: July 27, 2000

CC:

Customer No. 21254

NEC00P063-To

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re patent application of

Kazuki Yokota

Serial No.: Not Yet Assigned

Group Art Unit: Not Yet Assigned

Filing Date: Concurrently Herewith

Examiner: Unknown

For: OVERLAY MARK, METHOD OF MEASURING OVERLAY ACCURACY,
METHOD OF MAKING ALIGNMENT AND SEMICONDUCTOR DEVICE
THEREWITH

Assistant Commissioner of Patents
Washington, D.C. 20231

PRELIMINARY AMENDMENT

Sir:

Prior to examination on the merits and calculation of the filing fee, please amend the
above-identified application as follows:

IN THE SPECIFICATION:

Page 10, line 14, delete "Fig. 1 is" and insert --Figs. 1(a) and 1(b) are--.

line 17, delete "Fig. 2 is" and insert --Figs. 2(a) and 2(b) are--.

line 20, delete "Fig. 3 is" and insert --Figs. 3(a) and 3(b) are--.

line 23, delete "Fig. 4 is" and insert --Figs. 4(a) and 4(b) are--.

line 26, delete "Fig. 5 is" and insert --Figs. 5(a) and 5(b) are--.

Page 11, line 2, delete "Fig. 6 is" and insert --Figs. 6(a) and 6(b) are--.

line 20, delete "Fig. 12 is" and insert --Figs. 12(a) and 12(b) are--.

NEC00P063-To

line 22, delete "Fig. 13 is" and insert --Figs. 13(a) and 13(b) are--.

line 24, delete "Fig. 14 is" and insert --Figs. 14(a) and 14(b) are--.

line 26, delete "Fig. 15 is" and insert --Figs. 15(a) and 15(b) are--.

Page 12, line 1, delete "Fig. 16 is" and insert --Figs. 16(a) and 16(b) are--.

line 4, delete "Fig. 17 is" and insert --Figs. 17(a) and 17(b) are--.


REMARKS

The above changes to the specification have been made to correct the identity of the Figures.

No new matter has been added.

Please charge any deficiencies in fees and credit any overpayment of fees to Attorney's Deposit Account No. 50-0481.

Respectfully submitted,



Sean M. McGinn
Registration No.: 34,386

Date: 7/27/00
McGinn & Gibb, P.C.
1701 Clarendon Blvd., Suite 100
Arlington, VA 22209
(703) 294-6699
Customer No. 21254

MCGINN & GIBB, P.C.
A PROFESSIONAL LIMITED LIABILITY COMPANY
PATENTS, TRADEMARKS, COPYRIGHTS, AND INTELLECTUAL PROPERTY LAW
1701 CLARENDON BOULEVARD, SUITE 100
ARLINGTON, VIRGINIA 22209
TELEPHONE (703) 294-6699
FACSIMILE (703) 294-6696

**APPLICATION
FOR
UNITED STATES
LETTERS PATENT**

APPLICANT: **Kazuki Yokota**

FOR: **OVERLAY MARK, METHOD OF
MEASURING OVERLAY ACCURACY,
METHOD OF MAKING ALIGNMENT
AND SEMICONDUCTOR DEVICE
THEREWITH**

DOCKET NO.: **NEC00P063-To**

**OVERLAY MARK, METHOD OF MEASURING OVERLAY ACCURACY,
METHOD OF MAKING ALIGNMENT AND
SEMICONDUCTOR DEVICE THEREWITH**

5

BACKGROUND OF THE INVENTION

1. Field of the Invention:

The present invention relates to an overlay mark that is used in the step of lithography during a manufacturing process of a semiconductor device, a liquid
10 crystal panel or the like, to measure the overlay accuracy between patterns formed on a substrate, or to make alignment in superimposing a mask onto a wafer at the time of exposure. Further, the present invention relates to a method of measuring the overlay accuracy and
15 a method of making alignment, with such marks being utilized, and also relates to a semiconductor device having a substrate on which such marks are formed.

2. Description of the Related Art:

In lithographic techniques employed for the
20 production of a semiconductor device, a liquid crystal panel and the like, it is particularly important to form a minute pattern with precision and, at the same time, superimpose this pattern onto an underlying layer with accuracy.

25 For this purpose, in the step of lithography during these manufacturing processes, when a second circuit pattern is formed to overlay a first circuit pattern,

alignment to superimpose a mask onto a wafer is made at the time of exposure and, then, after patterning is carried out by means of exposure and development, the overlay accuracy between the patterns formed in this
5 manner is measured.

Once the overlay accuracy between the formed patterns is measured, patterns having a defective overlay accuracy, that is, patterns between which the overlay deviation is above a prescribed value are removed, and
10 thereby the success rate of pattern formation is improved. This underlines the importance of the accurate measurement of the overlay accuracy.

To measure this overlay accuracy, various overlay mark with patterns have been hitherto being utilized
15 (Japanese Patent Application Laid-open No. 251945/1997, No. 160413/1998 and such). Typical examples, each with a top view and a cross-sectional view, are shown in Figs. 12 - 15. Fig. 12 presents a box-in-box type mark; Fig. 13, a frame-in-box type mark; Fig. 14, a frame-in-frame
20 type mark and Fig. 15, a bar-in-bar type mark.

A box-in-box type mark has a depressed lower-layer pattern 1 in the shape of a quadrangle viewed from the top, and an upper-layer pattern 2 with a quadrangular top that is smaller than the lower-layer pattern 1 and formed
25 inside of that, as shown in Fig. 12.

A frame-in-box type mark has a lower-layer pattern 1 in the shape of a quadrangular frame viewed from the

top, and an upper-layer pattern 2 with a quadrangular top that is smaller than the lower-layer pattern 1 and formed inside of that, as shown in Fig. 13.

A frame-in-frame type mark has a lower-layer
5 pattern 1 in the shape of a quadrangular frame viewed from the top, and an upper-layer pattern 2 in the shape of a quadrangular frame that is smaller than the lower-layer pattern 1 and formed inside of that, as shown in Fig. 14.

10 A bar-in-bar type mark has a lower-layer pattern 1 in which four bar-shaped patterns are each disposed in place of a side of a quadrangle, and an upper-layer pattern 2 that is similar in shape and formed inside of the lower-layer pattern 1, as shown in Fig. 15.

15 In any of these marks, the lower-layer pattern 1 is formed by engraving an underlying layer 3 and the upper-layer pattern 2 is formed with a resist layer that is formed on an upper layer 4 laid over the underlying layer 3.

20 The upper-layer pattern 2 in the box-in-box type mark and in the frame-in-box type mark, shown in Fig. 12 and Fig. 13, respectively, are each formed by laying a quadrangular prism of resist block on the upper layer 4. However, an upper-layer pattern in these marks can be
25 formed negatively by providing as depressed section (an indent) or an opening section in the shape of a polygon on a resist layer. The upper-layer pattern 2 in the

frame-in-frame type mark and in the bar-in-bar type mark, shown in Fig. 14 and Fig. 15, respectively, are each formed by engraving a grooved pattern in the shape of a frame or bars on a resist layer 2a. However, an upper-
5 layer pattern in these marks can be formed of resist block in the shape of a frame or bars.

To measure the overlay accuracy with an overlay mark of this sort, the lower-layer pattern is first formed onto the underlying layer 3 and, then, after the
10 upper layer 4 is formed over this underlying layer 3, the upper-layer pattern 2 is formed with the resist layer that is applied thereto. Using both of these lower-layer pattern 1 and upper-layer pattern 2, the overlay accuracy is measured. For the measurement of the
15 overlay accuracy, an optical image-processing type overlay measuring apparatus is normally used and the light intensity profile of the reflected light travelling from the overlay mark for measuring the overlay accuracy is obtained. The central positions of the lower-layer
20 pattern and upper-layer pattern are each calculated from the light intensity profile and a shift between these central positions is taken as the overlay accuracy.

Meanwhile, in the step of exposure in which circuit patterns formed on a plurality of masks are transcribed
25 onto a single semiconductor wafer using a stepper, an electron beam exposure system or the like, what is important is that, in order to prevent relative positions

between transcribed patterns from shifting, the positions of each mark and the wafer must be aligned with a high accuracy, or, in other words, the alignment accuracy must be kept high.

5 A method to align a wafer and a mask, for example, proceeds as follows. Firstly, an overlay mark (an alignment mark) to recognize a prescribed position of a wafer is formed on the wafer, and, with this alignment mark being irradiated with a light or an electron beam,
10 the position of the alignment mark is detected, making use of the diffracted light or reflected electrons from the alignment mark, and, then, on the basis of this detected position, an appropriate alignment is made by moving an X-Y stage. Such an alignment mark is formed
15 in a prescribed position of a dicing line of the wafer or such, by engraving an underlying layer by means of etching, with a pattern shown in Fig. 16, for example, a line and space pattern (Fig. 16(a)) comprising bar-shaped grooves, a pattern of a plurality of parallel arrays (Fig.
20 16(b)) each of which is a pattern comprising square indents in a line, or the like (Japanese Patent Application Laid-open No. 42128/1989, No. 4044/1998 and such). Through the detection of the position of such an alignment mark comprising grooves or indents, the
25 alignment is made.

 However, in recent years, accompanied with achievement of further miniaturization and more densely-

placed arrangement of elements, the standard required for the overlay accuracy has been rising. With the conventional overlay mark described above, it has become considerably difficult to satisfy demands that the measurement of the overlay accuracy and the alignment should be made with a sufficient accuracy to fit recent technical developments.

The overlay mark is generally formed on a dicing line. However, as the arrangement of elements becomes still more densely spaced, this overlay mark has become formed much closer to a circuit pattern. Around the overlay mark that is formed close to a circuit pattern, variation in structural environment may arise. When a heating during the manufacturing process brings about thermal expansion or contraction of the layer on which the mark is formed, the overlay mark may undergo non-uniform deformation due to difference in the extent of expansion or contraction resulting from this variation in structural environment. The deformation of this kind caused by thermal expansion or contraction is particularly pronounced, when the layer on which the overlay mark is formed is a film having an amorphous structure such as a BPSG (Boro-Phospho-Silicate Glass) film, a CVD (Chemical Vapour Deposition) silicon oxide film or the like. The deformation of the overlay mark reduces the alignment accuracy and the accuracy of measurement for the overlay accuracy, and lowers the

yield and the quality of the products and, therefore, with miniaturization proceeding, it has become a problem of utmost importance.

The deformed state of an overlay mark is schematically shown in Fig. 17, taking the case of the frame-in-box type overlay mark shown in Fig. 13. Fig. 17(a) is a plan view and Fig. 17(b), a cross-sectional view taken along the line A - A of Fig. 17(a).

While no pattern but the pattern for the overlay mark is present in the vicinity of the left section 1a of the lower-layer pattern 1, a pattern 5 for an adjacent circuit is disposed close to the right section 1b of the lower-layer pattern 1. When a heating is applied to this pattern layout, the amount of thermal contraction of the underlying layer lying in the region on the left of the lower-layer pattern 1a is greater than the amount of thermal contraction of the underlying layer lying in the small region contained between the lower-layer pattern 1b and the adjacent circuit pattern 5 so that the lower-layer pattern 1a deforms badly. Consequently, the position of the lower-layer pattern cannot be located accurately and the accuracy of the measurement for the overlay accuracy is lowered. The same happens in the box-in-box type mark, the frame-in-frame type mark, the bar-in-bar type mark and the alignment mark.

SUMMARY OF THE INVENTION

An object of the present invention is to form a multi-layered circuit pattern with a high accuracy and a high yield in production, even in the formation of a minute and densely-spaced circuit pattern.

5 The present invention relates to an overlay mark having a mark pattern formed by engraving a groove or an indent in a prescribed position on a layer where a circuit pattern is formed, and a grooved pattern that surrounds said mark pattern so as to protect said mark
10 pattern from being deformed by thermal expansion or contraction of said layer.

 Further, the present invention relates to an overlay mark used for measuring the overlay accuracy in forming a second circuit pattern over a first circuit
15 pattern; which has:

 a first lower-layer pattern formed by engraving a groove or an indent in a prescribed position on a first layer where the first circuit pattern is formed, and an upper-layer pattern formed in a prescribed position on a
20 second layer where the second circuit pattern is to be formed; and, in addition,

 a second lower-layer pattern that is formed by engraving, on the first layer, a frame-shaped groove to surround the first lower-layer pattern, and is not used
25 for measuring the overlay accuracy.

 Further, the present invention relates to an overlay mark used for making alignment to detect and

decide an aligning position of a wafer and a mask, in the step of exposure during photolithography to form a second circuit pattern over a first circuit pattern; which has:

5 a first pattern formed by engraving a groove or an indent in a prescribed position on a layer where the first circuit pattern is formed; and

a second pattern that is formed by engraving a frame-shaped groove to surround the first pattern, and is not used for making alignment.

10 Further, the present invention relates to a semiconductor device having a substrate on which the overlay mark of the present invention described above is formed.

15 Further, the present invention relates to a method of measuring the overlay accuracy in forming a second circuit pattern over a first circuit pattern, wherein the overlay mark of the present invention described above is used but, at least, the outermost lower-layer pattern is not utilized to detect an overlay position.

20 Further, the present invention relates to a method of making alignment to detect and decide an aligning position of a wafer and a mask, in the step of exposure during photolithography to form a second circuit pattern over a first circuit pattern, wherein the overlay mark of
25 the present invention described above is used but, at least, the outermost pattern is not utilized to detect an aligning position.

The present invention enables to form a multi-layered circuit pattern with a high accuracy and a high yield in production, even in the formation of a minute and densely-spaced circuit pattern for a semiconductor device, a liquid crystal panel or the like.

The present invention is particularly well suited for the case in which the first layer where the first circuit pattern is formed is a thermally soft film with an amorphous structure, for example, a CVD oxide film or an oxide glass containing boron and phosphorus, such as a BPSG film or the like.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a pair of schematic views illustrating the shape and the effect of an overlay mark that is one example of the present invention.

Fig. 2 is a pair of schematic views illustrating the shape and the effect of another overlay mark that is another example of the present invention.

Fig. 3 is a pair of schematic views illustrating the shape and the effect of another overlay mark that is another example of the present invention.

Fig. 4 is a pair of schematic views illustrating the shape and the effect of another overlay mark that is another example of the present invention.

Fig. 5 is a pair of schematic views illustrating the shape and the effect of another overlay mark that is

another example of the present invention.

Fig. 6 is a pair of schematic views illustrating the shape and the effect of another overlay mark that is another example of the present invention.

5 Fig. 7 is a schematic view showing the shape of an overlay mark (alignment mark) that is one example of the present invention.

10 Fig. 8 is a schematic view showing the shape of another overlay mark (alignment mark) that is another example of the present invention.

Fig. 9 is a schematic view showing the shape of another overlay mark (alignment mark) that is another example of the present invention.

15 Fig. 10 is a schematic view showing the shape of another overlay mark (alignment mark) that is another example of the present invention.

Fig. 11 is a schematic view showing the shape of another overlay mark (alignment mark) that is another example of the present invention.

20 Fig. 12 is a pair of schematic views showing an example of a conventional overlay mark.

Fig. 13 is a pair of schematic views showing another example of a conventional overlay mark.

25 Fig. 14 is a pair of schematic views showing another example of a conventional overlay mark.

Fig. 15 is a pair of schematic views showing another example of a conventional overlay mark.

Fig. 16 is a pair of schematic views, each showing an example of a conventional overlay mark (alignment mark).

Fig. 17 is a pair of schematic views showing a state in which a conventional overlay mark is deformed.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Taking the cases of the preferred embodiments, the present invention is described in detail below.

10 First embodiment

An overlay mark of the present invention has a first lower-layer pattern formed by engraving a groove on an underlying layer where a first circuit pattern is formed, and a second lower-layer pattern that is formed by engraving, on the underlying layer, a frame-shaped groove to surround the first lower-layer pattern, so as to protect the first lower-layer pattern from being deformed by thermal expansion or contraction of the underlying layer.

20 As one embodiment of this, an example in which the present invention is applied to a frame-in-box type mark is described, with reference to Fig. 1. Fig. 1(a) is a plan view and Fig. 1(b) is a cross-sectional view taken along the line A - A of Fig. 1(a). Here, Fig. 1(a) shows the mark before deformation and Fig. 1(b), the mark after deformation due to thermal contraction. Figs. 2 - 4 follow the case.

As shown in Fig. 1, in an overlay mark of the present embodiment, a first lower-layer pattern 1 formed by engraving a frame-shaped groove on an underlying layer 3 (a first layer) is surrounded by a second lower-layer pattern 21 formed similarly by engraving a frame-shaped groove.

With a pattern layout in which such a second lower-layer pattern 21 is additionally formed, the structural environment around the circumferential region of the first lower-layer pattern 1 becomes constant, notwithstanding the disposition of an adjacent circuit pattern close to the overlay mark. In the pattern layout shown in Fig. 1, while no adjacent circuit pattern is present in the vicinity of a pattern section 1a of the lower-layer pattern 1, an adjacent circuit pattern 5 is disposed nearby on the right of a pattern section 1b of the first lower-layer pattern 1 and, thus, the structural environment around a mark made of a second lower-layer pattern 21 is non-uniform. When a heating is applied thereto as much as to make the underlying layer 3 contract thermally, a pattern section 21a of the second lower-layer pattern 21 is deformed due to this thermal contraction, which, however, relaxes the contraction inside of the second lower-layer pattern and, therefore, with respect to the pattern section 1a of the first lower-layer pattern 1, the deformation thereof is prevented. For the measurement of the overlay accuracy,

without using the deformed second lower-layer pattern 21,
only the first lower-layer pattern 1 prevented from being
deformed and the upper-layer pattern 2 are utilized. In
this manner, the overlay accuracy can be measured with a
5 high accuracy, and a high rate of success can be attained.
Further, while Fig. 1(b) illustrates the case in which
the underlying layer 3 contracts on heating, the
underlying layer 3 may expand with heat. In that case,
by setting the width of a groove in the second lower-
10 layer pattern 21 sufficiently large, the amount of
expansion of the underlying layer 3 can be absorbed and
modified as much as the width of this groove, and thereby
the inside part of the first lower-layer pattern can be
protected from deformation.

15 The formation of the overlay mark of the present
embodiment is carried out as follows. First,
concurrently with forming a first circuit pattern on the
underlying layer 3, a first lower-layer pattern 1 as well
as a second lower-layer pattern 21 are formed on the same
20 underlying layer 3, each by engraving a groove in a
prescribed position of the region such as a dicing line
or the like by means of etching of the like. Next, an
upper layer 4 (a second layer) onto which a second
circuit pattern is to be formed is laid over that and,
25 then, a resist layer is applied over this upper layer 4.
Next, concurrently with patterning this resist layer into
a second circuit pattern, this resist layer around the

first and the second lower-layer patterns 1 and 21 is patterned into a polygon such as a square, a rectangle or the like, forming an upper-layer pattern 2 of the resist inside of the first lower-layer pattern 1. This upper-layer pattern 2 may be formed positively with a resist block in the shape of a polygon viewed from the top, as shown in Fig. 1, or alternatively, by setting negatively a depressed section (an indent) or an opening section in the shape of a polygon viewed from the top onto a resist layer 2a, as shown in Fig. 6(a). Further, as the upper-layer pattern shown in Fig. 14 or Fig. 15, this upper-layer pattern 2 may be formed by engraving a grooved pattern in the shape of a frame or bars onto a resist layer 2a. Further, it may be formed of resist block in the shape of a frame or bars.

As the shape and the layout of the pattern for the overlay mark of the present invention, a pattern shown in Fig. 1(a) can be given as an example. In this pattern, the first lower-layer pattern 1 is in the shape of a polygonal frame viewed from the top and the second lower-layer pattern 21 is also in the shape of a polygonal frame viewed from the top and surrounding the first lower-layer pattern 1 at a substantially equal interval. The polygonal shape for the first and the second lower-layer pattern, herein, is preferably a square as shown in Fig. 1(a), but can be a rectangle. Meanwhile, the upper-layer pattern 2 is a resist pattern in the shape of

a polygon such as a square, a rectangle or the like, viewed from the top, and disposed inside of the first lower-layer pattern 1.

By surrounding the first lower-layer pattern 1 with
5 the second lower-layer pattern at a substantially equal interval the second lower-layer pattern has an effect of relaxing thermal expansion or contraction of the underlying layer 3 and, in addition, the environment around the first lower-layer pattern 1 becomes
10 structurally uniform and, therefore, the amount of thermal expansion or contraction of the underlying layer around the pattern becomes uniform, as well. This protects the overlay mark from non-uniform deformation and, consequently, suppresses the lowering of the
15 accuracy of measurement for the overlay accuracy with effect.

As a possible form for the first lower-layer pattern 1 other than the frame-shaped pattern shown in Fig. 1(a), a pattern in which a pair of bar-shaped
20 patterns are arranged parallel, facing each other with an upper-layer pattern between, as shown in Fig. 2(a), can be given. Further, the pattern can be the one in which four bar-shaped patterns are each disposed in place of a side of a quadrangle such as a square, a rectangle or the
25 like. In this instance, an upper-layer pattern 2 is disposed between pairs of bar-shaped patterns and the second lower-layer pattern 21 is formed to surround the

whole of the first lower-layer pattern 1. In any of these cases, when a heat enough to cause thermal expansion or contraction of the underlying layer 3 is applied, as shown in Fig. 2(b), for example, through the deformation of the pattern section 21a of the outermost second lower-layer pattern, the first lower-layer pattern 1 inside is protected from deformation. On this occasion, the sides of the frame-shaped grooved pattern running parallel to respective bar-shaped patterns in the first lower-layer pattern are each preferably disposed at an equal interval to the corresponding opposite bar-shaped patterns in the first lower-layer pattern.

While the afore-mentioned second lower-layer pattern 21 is disposed to surround both the first lower-layer pattern 1 and the upper-layer pattern 2, as shown in Fig. 1(a) and Fig. 2(a), if the first lower-layer pattern is composed of bar-shaped patterns, the second lower-layer pattern 21 may be formed to surround each bar-shaped pattern of the first lower-layer pattern separately, as shown in Fig. 3(a). Further, although Fig. 3(a) shows the case in which the first lower-layer pattern 1 is composed of bar-shaped patterns, all of which are arranged parallel to one direction, even in the case that four bar-shaped patterns are each disposed in place of a side of a quadrangle such as a square, a rectangle or the like, each bar-shaped pattern can be surrounded separately by a frame-shaped second lower-

layer pattern in a similar manner. In these cases, too, the first lower-layer pattern 1 placed inside of the second lower-layer pattern 21 can be protected from deformation in the same way as described above (Fig.

5 3(b)).

Another pattern that can be given is a pattern in which, as shown in Fig. 4(b), a second lower-layer pattern 21 in the shape of a quadrangular frame viewed from the top surrounds the first lower-layer pattern 1 and the upper-layer pattern 2 and, in addition, a third lower-layer pattern 22 surrounds respective bar-shaped patterns of the first lower-layer pattern 1, separately in the shape of a quadrangular frame viewed from the top. In this case, because the first lower-layer pattern 1 is surrounded doubly by the second and the third lower-layer patterns, the first lower-layer pattern 1 placed inside of the second lower-layer pattern 21 can be still better protected from deformation (Fig. 4(b)).

In the above-mentioned embodiment, if the first lower-layer pattern 1 is composed of bar-shaped patterns, in the second and the third frame-shaped lower-layer patterns surrounding respective bar-shaped patterns, the sides of every frame-shaped pattern running parallel to respective bar-shaped patterns in the first lower-layer pattern are each preferably disposed at an equal interval to the corresponding opposite bar-shaped patterns in the first lower-layer pattern. In this way, the environment

around the first lower-layer pattern 1 is made structurally uniform and, therefore, the amount of thermal expansion or contraction of the underlying layer around the pattern is made more uniform, as well. This
5 protects the overlay mark from non-uniform deformation and, consequently, suppresses the lowering of the accuracy of measurement for the overlay accuracy with effect.

In the measurements of the overlay accuracy
10 according to the present invention, more than sufficient accuracy of the measurement can be obtained by not using the second lower-layer pattern 21 that is the outermost lower-layer pattern in detecting the overlay position. However, when another pattern for prevention of the
15 deformation is additionally set inside of the outermost lower-layer pattern like the third lower-layer pattern 22 shown in Fig. 4(b), a still higher accuracy of the measurement can be obtained by not using this pattern, either.

20 The pattern size of the overlay mark of the present invention is appropriately set, following the pattern length, the spacing of the patterns, the groove depth, the resist thickness and the like of the normal overlay mark for the measurement of the overlay accuracy. Only
25 the depths of grooves in the second and the third lower-layer patterns are specifically required to be deep enough to protect well the first lower-layer pattern

placed inside from deformation, and they are preferably almost equal to or deeper than the first lower-layer pattern. Since the first lower-layer pattern and the second and the third lower-layer patterns are normally
5 formed simultaneously by etching, it is preferable that the depths of these grooves are set to be substantially the same.

Second embodiment

An example in which the present invention is
10 applied to a box-in-box type mark is shown in Fig. 5. Fig. 5(a) is a plan view and Fig. 5(b) is a cross-sectional view taken along the line A - A of Fig. 5(a). Here, Fig. 5(a) shows the mark before deformation and Fig. 5(b), the mark after deformation due to thermal
15 contraction.

The present embodiment is the same as the overlay mark of the first embodiment shown in Fig. 1, except that, as the first lower-layer pattern, a frame-shaped groove pattern is replaced with a depressed pattern in the shape
20 of a polygon viewed from the top.

Further, the upper-layer pattern 2 can be formed of resist block in the shape of a polygon viewed from the top, as shown in Fig. 5, or alternatively, it can be formed by setting negatively a depressed section (an
25 indent) or an opening section in the shape of a polygon viewed from the top onto a resist layer 2a, as shown in Fig. 6(b).

Third embodiment

In the first embodiment described above, the upper-layer pattern 2 is a pattern that is formed by applying another layer on the upper layer 4 and made of a resist block in the shape of a polygon viewed from the top but, instead of this resist pattern, a pattern of groove that is formed by engraving the upper layer 4 can be utilized. Such a grooved pattern can be a pattern in the shape of a frame of a polygon such as a square, a rectangle or the like viewed from the top, a pattern in which bar-shaped patterns are arranged parallel, or a pattern in which bar-shaped patterns are each disposed in place of a side of a polygon such as a square, a rectangle or the like. These grooved patterns may be formed by means of etching or the like, simultaneously with forming a second circuit pattern on the upper layer 4.

Fourth embodiment

Next, there is described an example in which the present invention is applied to an overlay mark for making alignment (referred to as 'alignment mark', hereinafter) that is used to detect and decide an aligning position of a wafer and a mask, in the step of exposure during photolithography to form a second circuit pattern over a first circuit pattern.

In an alignment mark of the present invention, a first pattern is formed by engraving a groove in a prescribed position of the region such as a dicing line

or the like on an underlying layer where a first circuit pattern is to be formed. To surround this first pattern, a frame-shaped second pattern is then formed by engraving a groove on the underlying layer. In other words, the
5 alignment mark can take the same shape as the lower-layer pattern of the overlay mark for measurement of the overlay accuracy in any of the above embodiments.

The pattern size of the alignment mark of the present invention is appropriately set, following the
10 pattern length, the spacing of the patterns, the groove depth and the like of the normal alignment mark. In the case that the detection of the mark is made by the same optical image-processing technique as the measurement of the overlay accuracy, it can be set to use the same
15 lower-layer pattern both for the alignment mark and the overlay mark for the measurement of the overlay accuracy.

Further, with respect to the groove depth of the alignment mark, the groove depth of the outer pattern (the second pattern) is required to be deep enough to
20 protect well the inner pattern (the first pattern) from deformation, and it is preferably almost equal to or deeper than the inner pattern. Since the outer pattern and the inner pattern are normally formed simultaneously by etching, it is preferable that the depths of these
25 grooves are set to be substantially the same.

Now, referring to Figs. 7 - 11, the pattern shape of the alignment mark is described.

In a pattern shown in Fig. 7, a frame-shaped first pattern 31 (an inner pattern) formed by engraving a groove on a layer where a first circuit pattern is to be formed is surrounded by a frame-shaped second pattern 32 (an outer pattern) formed similarly by engraving a groove thereon. This pattern shape is the same as the shape of the lower-layer pattern of the mark of the first embodiment shown in Fig. 1(a), and, also, the preferred shape and the effect brought about by this pattern shape are the same as described in the first embodiment.

A pattern shown in Fig. 8 is an example of patterns that are the same as the pattern shown in Fig. 7, except that, as the first pattern 31 therein, a pattern comprising two pairs of parallel bar-shaped patterns, wherein each bar-shaped pattern is disposed in place of a side of a polygon such as a square, a rectangle or the like, replaces a frame-shaped polygonal pattern. As a possible form for the first pattern 31, a line and space pattern comprising parallel arrays of bar-shaped patterns as shown in Fig. 10 can be given. Further, as the first pattern 31, a pattern of a plurality of indents (depressed sections), each in the shape of a polygon such as a square, a rectangle or the like being arranged in a line and a pattern of a plurality of parallel arrays each of which is an array of these indents, as shown in Fig. 11, can be used. With any of these patterns, the function and the effect obtained through the formation of

the outer pattern 32 are the same as described for the lower-layer pattern in the first embodiment.

A pattern shown in Fig. 9 is a pattern wherein a first pattern 31 is composed of bar-shaped patterns, and
5 a second pattern 32 is formed to surround each bar-shaped pattern separately. While, in Fig. 9, the first pattern 31 is a pattern comprising two pairs of parallel bar-shaped patterns, wherein each bar-shaped pattern is disposed in place of a side of a polygon such as a square,
10 a rectangle or the like, it can be a pattern in which all bar-shaped patterns are parallel to each other and arranged to one direction. This pattern shape is the same as the shape of the lower-layer pattern of the overlay mark of the first embodiment shown in Fig. 3(a),
15 and, also, the preferred shape and the effect brought about by this pattern shape are the same as described in the first embodiment.

Further, a grooved pattern in the shape of a quadrangular frame can be formed to surround the whole of
20 the pattern shown in Fig. 9.

Fifth embodiment

When the mark for the measurement of the overlay accuracy and the alignment mark of the present invention described above are used in the formation of a multi-
25 layered circuit pattern of a semiconductor device or a liquid crystal panel, a multi-layered circuit pattern can be formed with a high accuracy and a high yield in

production, even in the formation of a minute and densely-spaced circuit pattern.

Further, the alignment mark of the present invention can be utilized, if the shape and the layout thereof are set appropriately, not only for the measurement of the overlay accuracy between the first circuit pattern and the second circuit pattern, but also as a lower-layer pattern for detecting the position of the first circuit pattern. In other words, the lower-layer pattern of the overlay mark for the measurement of the overlay accuracy of the present invention can be used as an alignment mark. On that occasion, the internal pattern is preferably bar-shaped pattern or as frame-shaped pattern, and more preferably a line and space pattern comprising bar-shaped patterns.

One embodiment of a method of forming a multi-layered circuit pattern using the overlay mark for measurement of the overlay accuracy shown in Fig. 1 and the alignment mark shown in Fig. 7 is described.

First, on a first layer where a first circuit pattern is formed, an alignment mark shown in Fig. 7 is formed, concurrently with forming a first circuit pattern. Next, a second layer where a second circuit pattern is to be formed is laid over that and, subsequently, a resist layer is applied over this second layer.

Next, using the alignment mark formed on the first layer, alignment is made and, then, a second circuit

pattern is transcribed by exposure through a mask.

Here, as the mask mentioned above, the one having a pattern to form an upper-layer pattern 2 of the overlay mark for measurement of the overlay accuracy is used, and, 5 in this way, the upper-layer pattern is transcribed onto the resist layer inside of the alignment pattern, concurrently with transcribing the second circuit pattern.

Next, by carrying out development, the upper-layer pattern 2 made of the resist is formed, together with 10 forming a resist pattern for formation of the second circuit pattern. This upper-layer pattern 2 and the alignment pattern constitute an overlay mark for measurement of the overlay accuracy, so with the overlay mark, the overlay accuracy is measured. The alignment 15 mark used herein corresponds to the first lower-layer pattern 1 and the second lower-layer pattern 21 shown in Fig. 1.

If, the overlay deviation is within a prescribed value, the wafer in question is sent to the next etching 20 step. On the other hand, if the overlay deviation exceeds a prescribed value, the resist pattern is removed and the steps of applying a coating of a resist, exposing and developing are carried out for the second time.

In the step of forming patterns described above, 25 once the first layer is formed, even if various heatings are applied till the time of exposure, only the outermost pattern may be deformed within the pattern of the mark

formed on the first layer, and the inner pattern is well protected from deformation. Leaving out the deformed outermost pattern from the operation of the alignment or measurement of the overlay accuracy, the alignment or the
5 measurement of the overlay accuracy can be made with a high accuracy.

Further, examples of a heating that may be applied thereto between the time of the first layer formation and the time of exposure include heat treatments performed to
10 improve characteristics of various layers, for example, a hardening; heat treatments performed for planarization, for example, a reflow of a thermally soft film such as a BPSG; annealings performed to improve crystallinity of a substrate or dopant profile; and heatings at the time of
15 forming a third layer, such as a nitride film, a capacitor insulating film or the like, between the first layer and the second layer.

What is claimed is:

1. An overlay mark having a mark pattern formed by engraving a groove or an indent in a prescribed position on a layer where a circuit pattern is formed, and a grooved pattern that surrounds said mark pattern so
5 as to protect said mark pattern from being deformed by thermal expansion or contraction of said layer.

2. An overlay mark used for measuring the overlay accuracy in forming a second circuit pattern over a first circuit pattern; which has:

a first lower-layer pattern formed by
5 engraving a groove or an indent in a prescribed position on a first layer where the first circuit pattern is formed, and an upper-layer pattern formed in a prescribed position on a second layer where the second circuit pattern is to be formed; and, in addition,

10 a second lower-layer pattern that is formed by engraving, on the first layer, a frame-shaped groove to surround the first lower-layer pattern, and is not used for measuring the overlay accuracy.

3. The overlay mark according to Claim 2, wherein the first lower-layer pattern is utilized as an alignment mark at the time of alignment to superimpose a mask onto a wafer in the step of exposure.

4. The overlay mark according to Claim 2;
wherein:

the first lower-layer pattern is either a
grooved pattern in the shape of a polygonal frame viewed
5 from the top or a polygonal depressed pattern; and

the second lower-layer pattern is a grooved
pattern in the shape of a polygonal frame viewed from the
top, being formed to surround the first lower-layer
pattern at a substantially equal interval.

5. The overlay mark according to Claim 2;
wherein:

the first lower-layer pattern is a grooved
pattern in which, viewed from the top, a pair of bar-
5 shaped patterns are arranged parallel, facing each other
with the upper-layer pattern between; and

the second lower-layer pattern is a grooved
pattern in the shape of a quadrangular frame viewed from
the top, and is formed to surround the whole of the first
10 lower-layer pattern, wherein sides of said frame-shaped
grooved pattern running parallel to respective bar-shaped
patterns in the first lower-layer pattern are disposed at
an equal interval to the corresponding opposite bar-
shaped pattern.

6. The overlay mark according to Claim 2;
wherein:

the first lower-layer pattern is a grooved pattern in which, viewed from the top, a pair of bar-shaped patterns are arranged parallel, facing each other with the upper-layer pattern between; and

the second lower-layer pattern is a grooved pattern comprising patterns, each in the shape of a quadrangular frame viewed from the top and formed to surround respective bar-shaped patterns of the first lower-layer pattern, wherein sides of said frame-shaped grooved pattern running parallel to respective bar-shaped patterns in the first lower-layer pattern are disposed at an equal interval to the corresponding opposite bar-shaped pattern.

7. The overlay mark according to Claim 5; which has a third lower-layer pattern, in a region surrounded by the second lower-layer pattern on the first layer, formed by engraving grooves to surround every bar-shaped pattern of the first lower-layer pattern separately, each in the shape of a frame; wherein:

sides of third lower-layer pattern running parallel to respective bar-shaped patterns in the first lower-layer pattern are disposed at an equal interval to the corresponding opposite bar-shaped pattern; while

the third lower-layer pattern is not used for measuring the overlay accuracy.

8. The overlay mark according to Claim 2, wherein said upper-layer pattern is formed from a resist layer laid over the second layer and comprises a pattern in the shape of a polygon, a frame or a bar viewed from the top.

9. An overlay mark used for making alignment to detect and decide an aligning position of a wafer and a mask, in the step of exposure during photolithography to form a second circuit pattern over a first circuit

5 pattern; which has:

a first pattern formed by engraving a groove or an indent in a prescribed position on a layer where the first circuit pattern is formed; and

10 a second pattern that is formed by engraving a frame-shaped groove to surround the first pattern, and is not used for making alignment.

10. The overlay mark according to Claim 9; wherein:

the first pattern is a grooved pattern in the shape of a polygonal frame viewed from the top; and

5 the second pattern is a grooved pattern in the shape of a polygonal frame viewed from the top, being formed to surround the first pattern at a substantially equal interval.

11. The overlay mark according to Claim 9;

wherein:

the first pattern is a grooved pattern in which, viewed from the top, bar-shaped patterns are
5 arranged parallel; and

the second pattern is a grooved pattern in the shape of a quadrangular frame viewed from the top, and is formed to surround the whole of the first pattern, wherein sides of said frame-shaped grooved pattern
10 running parallel to respective bar-shaped patterns in the first pattern are disposed at an equal interval to the corresponding opposite bar-shaped pattern.

12. The overlay mark according to Claim 9;
wherein:

the first pattern is a grooved pattern in which, viewed from the top, bar-shaped patterns are
5 arranged parallel; and

the second pattern is a grooved pattern comprising patterns, each in the shape of a quadrangular frame viewed from the top and formed to surround respective bar-shaped patterns of the first pattern,
10 wherein sides of said frame-shaped grooved pattern running parallel to respective bar-shaped patterns in the first pattern are disposed at an equal interval to the corresponding opposite bar-shaped pattern.

13. The overlay mark according to Claim 11; which

has a third pattern, in a region surrounded by the second pattern on the layer where the first circuit pattern is formed, formed by engraving grooves to surround every
5 bar-shaped pattern of the first pattern separately, each in the shape of a frame; wherein:

sides of third pattern running parallel to respective bar-shaped patterns in the first pattern are disposed at an equal interval to the corresponding
10 opposite bar-shaped pattern; while

the third pattern is not used for making alignment.

14. The overlay mark according to Claim 11, wherein, in place of said bar-shaped pattern, a pattern in which quadrangular indents are arranged in a line is formed.

15. The overlay mark according to Claim 12, wherein, in place of said bar-shaped pattern, a pattern in which quadrangular indents are arranged in a line is formed.

16. The overlay mark according to Claim 13, wherein, in place of said bar-shaped pattern, a pattern in which quadrangular indents are arranged in a line is formed.

17. A semiconductor device having a substrate on which the overlay mark according to Claim 1 is formed.

18. A semiconductor device having a substrate on which the overlay mark according to Claim 2 is formed.

19. A semiconductor device having a substrate on which the overlay mark according to Claim 9 is formed.

20. A method of measuring the overlay accuracy in forming a second circuit pattern over a first circuit pattern, wherein the overlay mark according to Claim 2 is used but, at least, the outermost lower-layer pattern is
5 not utilized to detect an overlay position.

21. A method of making alignment to detect and decide an aligning position of a wafer and a mask, in the step of exposure during photolithography to form a second circuit pattern over a first circuit pattern, wherein the
5 overlay mark according to Claim 9 is used but, at least, the outermost pattern is not utilized to detect an aligning position.

ABSTRACT OF THE DISCLOSURE

The present invention relates to an overlay mark used for the measurement of the overlay accuracy between layered patterns and alignment at the time of exposure; 5 which has a grooved pattern surrounding a mark pattern that is formed by engraving a groove or an indent in a prescribed position on a layer where a circuit pattern is formed so as to protect this mark pattern from being deformed by thermal expansion or contraction of this 10 layer. The present invention enables to form a multi-layered circuit pattern with a high accuracy and a high yield in production, even in the formation of a minute and densely-spaced circuit pattern.

Fig. 1




Fig. 2




Fig. 3




Fig. 4





Fig. 5







Fig. 6



(a)



(b)

Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11





Fig. 12

Prior Art

(a)



(b)




Fig. 13

Prior Art





Fig. 14

Prior Art

(a)



(b)




Fig. 15

Prior Art





Fig. 16

Prior Art

(a)



(b)





Fig. 17

Prior Art



DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

OVERLAY MARK, METHOD OF MEASURING OVERLAY ACCURACY, METHOD OF MAKING ALIGNMENT AND SEMICONDUCTOR DEVICE THEREWITH

the specification of which:
(check one)

☒ (is attached hereto)
_____ was filed on _____,
as Application Serial No. _____
and was amended on _____. (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56*

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)			priority claimed	
<u>213720/1999</u>	<u>Japan</u>	<u>28/07/1999</u>	<u>x</u>	
(Number)	(Country)	(Day/Month/Year Filed)	yes	no
_____	_____	_____	yes	no
(Number)	(Country)	(Day/Month/Year Filed)		
_____	_____	_____	yes	no
(Number)	(Country)	(Day/Month/Year Filed)		


I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	(Status: patented, pending, abandoned)
--------------------------	---------------	--

Power of Attorney: As a named inventor, I hereby appoint Sean M. McGinn, Reg. No. 34, 386, and Frederick W. Gibb, III, Reg. No. 37,629, as attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. All correspondence should be directed to **McGinn & Gibb, P.C., 1701 Clarendon Boulevard, Suite 100, Arlington, Virginia 22209**. Telephone calls should be directed to McGinn & Gibb, P.C. at (703) 294-6699.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole
or First Inventor KAZUKI YOKOTA

Inventor's Signature Kazuki Yokota  Date July 3, 2000

Residence Tokyo, Japan

Citizenship Japanese

Post Office Address c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku,
Tokyo, Japan

Full Name of Second
Joint Inventor, If Any _____

Inventor's Signature _____ Date _____

Residence _____

Citizenship _____

Post Office Address _____

Full Name of Third
Joint Inventor, If Any _____

Inventor's Signature _____ Date _____

Residence _____

Citizenship _____

Post Office Address _____

Full Name of Fourth
Joint Inventor, If Any _____

Inventor's Signature _____ Date _____

Residence _____

Citizenship _____

Post Office Address _____

(An additional sheet(s) is/are attached hereto if the present invention includes more than four inventors.)

*Title 37, Code of Federal Regulations, § 1.56:

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith toward the Patent and Trademark Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and (1) it establishes by itself or in combination with other information, a prima facie case of unpatentability; or (2) it refutes, or is inconsistent with, a position the applicant takes in: (i) opposing an argument of unpatentability relied on by the Office, or (ii) asserting an argument of patentability.